Generating Efficient Simulators from a Specification Language
Number of Authors: 1
1997 (English)Report (Refereed)
A simulator is a powerful tool for hardware as well as software development. However, implementing an efficient simulator by hand is a very labour intensive and error-prone task. This paper describes a tool for automatic generation of efficient instruction set architecture (ISA) simulators. A specification file describing the ISA is used as input to the tool. Besides a simulator, the tool also generates an assembler and a disassembler for the architecture. We present a method where statistics is used to identify frequently used instructions. Special versions of these instructions are then created by the tool in order to speed up the simulator. With this technique we have generated a SPARC V8 simulator which is more efficient than our hand-coded and hand-optimized one.
Place, publisher, year, edition, pages
Kista, Sweden: Swedish Institute of Computer Science , 1997, 1. , 51 p.
SICS Technical Report, ISSN 1100-3154 ; T97:01
Instruction Set Simulator, Interpreter, Specification Language, Instruction
Computer and Information Science
IdentifiersURN: urn:nbn:se:ri:diva-14147OAI: oai:DiVA.org:ri-14147DiVA: diva2:1035434