Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Evaluation of a European SRAM-based FPGA using the ESA VHDL IP-Core library
2007 (English)Independent thesis Advanced level (professional degree), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

AT40KEL-DK is a design kit from ATMEL, including the Rad Hard SRAM-based reprogrammable FPGA AT40KEL040. The use of reprogrammable FPGAs in space is fairly limited since they are often sensitive to radiation. Today only a few reprogrammable FPGAs have flown on real space missions, but in the near future this technology can cut down on development time and open up for new applications in space. Most of the mentioned technology is at present developed in USA with export restrictions, which makes it even more interesting with a European product. This Master Thesis has focused on the overall evaluation of AT40KEL-DK and all of its content. The design kit contains both the evaluation board and the FPGA, together with the required software. The approach has been to use the ESA VHDL IP-core library and try to implement one of its designs into the FPGA. The IP-core chosen was a SpaceWire codec developed by the University of Dundee. In addition to the test with the codec, the FPGA was also tested with smaller designs to assess additional characteristics like clock speed limitations. The timeframe of the project was rather limiting and there was only time for a few test results. Instead the project focused on its main objective, a general assessment of the whole design kit. The experiences of both the software and the hardware were documented and given as feedback to ATMEL, as well as laying the foundation for further testing by ESA.

Place, publisher, year, edition, pages
2007.
Keyword [en]
Technology, VHDL, FPGA, ESA, SpaceWire, AT40KEL
Keyword [sv]
Teknik
Identifiers
URN: urn:nbn:se:ltu:diva-58291ISRN: LTU-EX--07/138--SELocal ID: ee16154a-e8af-49f3-80e9-dd500e811586OAI: oai:DiVA.org:ltu-58291DiVA: diva2:1031679
Subject / course
Student thesis, at least 30 credits
Educational program
Space Engineering, master's level
Examiners
Note
Validerat; 20101217 (root)Available from: 2016-10-04 Created: 2016-10-04Bibliographically approved

Open Access in DiVA

fulltext(4629 kB)17 downloads
File information
File name FULLTEXT01.pdfFile size 4629 kBChecksum SHA-512
1e762896f4679977085498b86172686a1c9407260399419c7351dd569965ff062d60adb6f10f0793eb871bbbd2449bbaae3e2a6a2611b150fa6725f7921812b7
Type fulltextMimetype application/pdf

Search outside of DiVA

GoogleGoogle Scholar
Total: 17 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 84 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf