Change search
ReferencesLink to record
Permanent link

Direct link
HDL Implementation of CCSDS Standards
2013 (English)Independent thesis Advanced level (professional degree), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

Communication to and from a satellite is a complicated endeavour. The purpose of this master thesis is to design a communications system for small satellites that will run in a Field Programmable Gate Array for use on satellites. The communication system is developed in preparation for new standards and recommendations from the European Cooperation for Space Standardization that will take into account new communications protocols from the Consultative Committee for Space Data Systems. The existing standards and recommendations that describe the current version of protocols were thoroughly studied. The communication system’s design is based on the information gleaned for these documents, such as the structure of frames and packets.The hardware for the communication system is designed in the hardware description language Verilog. This code is intended to be loaded into a Field Programmable Gate Array. The communication system is required to be able to receive and decode telecommands and extract packets out of the telecommand frames. The commands in these packets should be either executed or sent on to the connected CPU. The system should also be able to construct packets from data sent from the CPU, place the packets in frames, encode the frames and send them as telemetry. The code is simulated using a multitude of test messages and the results were reviewed. Finally synthesis of the code is done to see if it can function in the Field Programmable Gate Array.The final communication system design fulfils all the demands set by the standards and recommendations. The system can detect all the errors that it is designed to detect and the design fits nicely inside the Microsemi ProASIC3E A3PE3000 Field Programmable Gate Array.

Place, publisher, year, edition, pages
2013. , 74 p.
Keyword [en]
Technology, Verilog, FPGA, CCSDS, HDL, ECSS
Keyword [sv]
URN: urn:nbn:se:ltu:diva-56806Local ID: d8ad59d4-de30-409f-9c2e-49060bb662e4OAI: diva2:1030193
Subject / course
Student thesis, at least 30 credits
Educational program
Space Engineering, master's level
Validerat; 20130220 (global_studentproject_submitter)Available from: 2016-10-04 Created: 2016-10-04Bibliographically approved

Open Access in DiVA

fulltext(2821 kB)3 downloads
File information
File name FULLTEXT02.pdfFile size 2821 kBChecksum SHA-512
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Brodin, Jonatan

Search outside of DiVA

GoogleGoogle Scholar
Total: 3 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 1 hits
ReferencesLink to record
Permanent link

Direct link