FPGA Optimization of Advanced Encryption Standard Algorithm for Biometric Images
Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
This is a master thesis in the field of information security. The problem area addressed is how to efficiency implement encryption and decryption of biometric image data in a FPGA. The objective for the project was to implement AES (Advanced Encryption Standard ) encryption in a Xilinx Kintex-7 FPGA with biometric image data as the application. The method used in this project is Design Science Research Methodology, in total three design and development iterations were performed to achieve the project objectives. The end result is a FPGA platform designed for information security research with biometric image as application. The FPGA developed in this project, is the first fully pipelined AES encryption/decryption system to run physically in a Kintex-7 device. The encryption core was made by Dr. Qiang Liu and his team while the fully pipelined decryption core was designed in this project. The AES encryption/ decryptions was further optimized to support image application by adding Cipher-block chaining to both the encryption and decryption. The performance achieved for the system was 40 GB/s throughput, 5.27 Mb/slice efficiency with a power performance of 286 GB/W. The FPGA platform developed in this project is not only limited to AES, other cryptography standards can be implemented on the platform as well.
Place, publisher, year, edition, pages
2014. , 70 p.
Technology, FPGA, AES, VHDL, biometric, encryption, decryption
IdentifiersURN: urn:nbn:se:ltu:diva-55427Local ID: c4b5a025-9649-4094-9e41-2b9ae83ce8b1OAI: oai:DiVA.org:ltu-55427DiVA: diva2:1028809
Subject / course
Student thesis, at least 30 credits
Information Security, master's level
Awad, Ali Ismail
Validerat; 20140619 (global_studentproject_submitter)2016-10-042016-10-042016-10-14Bibliographically approved