Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
A Test-Ordering Based Temperature-Cycling Acceleration Technique for 3D Stacked ICs
Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system. Linköpings universitet, Tekniska fakulteten.
Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system. Linköpings universitet, Tekniska fakulteten.
Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system. Linköpings universitet, Tekniska fakulteten.
2015 (engelsk)Inngår i: Journal of electronic testing, ISSN 0923-8174, E-ISSN 1573-0727, ISSN 0923-8174, Vol. 31, nr 5, 503-523 s.Artikkel i tidsskrift (Fagfellevurdert) Published
Abstract [en]

n a modern three-dimensional integrated circuit (3D IC), vertically stacked dies are interconnected using through silicon vias. 3D ICs are subject to undesirable temperature-cycling phenomena such as through silicon via protrusion as well as void formation and growth. These cycling effects that occur during early life result in opens, resistive opens, and stress induced carrier mobility reduction. Consequently these early-life failures lead to products that fail shortly after the start of their use. Artificially-accelerated temperature cycling, before the manufacturing test, helps to detect such early-life failures that are otherwise undetectable. A test-ordering based temperature-cycling acceleration technique is introduced in this paper that integrates a temperature-cycling acceleration procedure with pre-, mid-, and post-bond tests for 3D ICs. Moreover, it reduces the need for costly temperature chamber based temperature-cycling acceleration methods. All these result in a reduction in the overall test costs. The proposed method is a test-ordering and schedule based solution that enforces the required temperature cycling effect and simultaneously performs the tests whenever appropriate. Experimental results demonstrate the efficiency of the proposed technique.

sted, utgiver, år, opplag, sider
2015. Vol. 31, nr 5, 503-523 s.
Emneord [en]
Temperature cycling test, Test scheduling, Test ordering, 3D stacked IC
HSV kategori
Identifikatorer
URN: urn:nbn:se:liu:diva-123489DOI: 10.1007/s10836-015-5541-5ISI: 000366640800007OAI: oai:DiVA.org:liu-123489DiVA: diva2:885519
Tilgjengelig fra: 2015-12-18 Laget: 2015-12-18 Sist oppdatert: 2016-06-08

Open Access i DiVA

fulltext(1164 kB)47 nedlastinger
Filinformasjon
Fil FULLTEXT01.pdfFilstørrelse 1164 kBChecksum SHA-512
0b50a66fb1e5194282c79d96ec8d9c29a24434264982970193e93638297013e3536aac19e3e4f7efaebc84c10bda33939251edf98548b4b8997965495bb2cddd
Type fulltextMimetype application/pdf

Andre lenker

Forlagets fullteksthttp://link.springer.com/article/10.1007%2Fs10836-015-5541-5

Søk i DiVA

Av forfatter/redaktør
Aghaee, NimaPeng, ZeboEles, Petru
Av organisasjonen
I samme tidsskrift
Journal of electronic testing

Søk utenfor DiVA

GoogleGoogle Scholar
Totalt: 47 nedlastinger
Antall nedlastinger er summen av alle nedlastinger av alle fulltekster. Det kan for eksempel være tidligere versjoner som er ikke lenger tilgjengelige

Altmetric

Totalt: 290 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf