Ändra sökning
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Customizable Coarse-grained Energy-efficient Reconfigurable Packet Processing Architecture
KTH, Skolan för informations- och kommunikationsteknik (ICT), Elektroniksystem.
KTH, Skolan för informations- och kommunikationsteknik (ICT), Elektroniksystem.ORCID-id: 0000-0003-0565-9376
KTH, Skolan för informations- och kommunikationsteknik (ICT), Elektroniksystem.ORCID-id: 0000-0003-0061-3475
2014 (Engelska)Ingår i: Proceedings Of The 2014 IEEE 25th International Conference on Application-specific Systems, Architectures and Processors (ASAP), IEEE , 2014, s. 30-35Konferensbidrag, Publicerat paper (Refereegranskat)
Abstract [en]

In this paper, we present a highly customizable and rapidly reconfigurable multi-core packet processing architecture that provides energy and area efficiency while retaining flexibility. Presented architecture with its agile reconfigurability permits time-critical adaptability where resources can be re-clustered at run time in few cycles, hence, maintaining efficiency if requirements of the use-case change. We elaborate the flexibility and adaptability of our architecture and we report its evaluation results. For evaluation, we performed the widely-used UDP/IP and we compared our proposed architecture to low-power 32-bit general purpose processors, a custom ASIC implementation and a programmable protocol processor. Compared to GPP-based solutions, our architecture is 20-34 times more energy efficient while providing 2.4-4.1 times higher throughput. While retaining the programmability, the proposed solution achieved 78% of the energy efficiency of hardwired ASIC implementation. Compared to a programmable protocol processor, our solution has 2.6 times more throughput and requires only a third of the gate count. lastly, we quantified the worst-case time and average-case time required for time-critical adaptability when reconfiguration occurs during a real-life Voice-Over IP traffic.

Ort, förlag, år, upplaga, sidor
IEEE , 2014. s. 30-35
Serie
Proceedings IEEE International Conference of Application-Specific Systems Architectures and Processors, ISSN 2160-0511
Nyckelord [en]
Application specific integrated circuits, Architecture, Energy efficiency, Network architecture, Packet networks, Voice/data communication systems, Area efficiency, Energy efficient, General purpose processors, Packet-processing architectures, Programmability, Proposed architectures, Reconfigurability, Reconfigurable
Nationell ämneskategori
Elektroteknik och elektronik
Identifikatorer
URN: urn:nbn:se:kth:diva-158311DOI: 10.1109/ASAP.2014.6868627ISI: 000345737000005Scopus ID: 2-s2.0-84906330401OAI: oai:DiVA.org:kth-158311DiVA, id: diva2:776173
Konferens
25th IEEE International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2014, Zurich, Switzerland, 18 June 2014 through 20 June 2014
Anmärkning

QC 20150107

Tillgänglig från: 2015-01-07 Skapad: 2015-01-07 Senast uppdaterad: 2015-01-07Bibliografiskt granskad

Open Access i DiVA

Fulltext saknas i DiVA

Övriga länkar

Förlagets fulltextScopus

Sök vidare i DiVA

Av författaren/redaktören
Badawi, MohammadHemani, AhmedLu, Zhonghai
Av organisationen
Elektroniksystem
Elektroteknik och elektronik

Sök vidare utanför DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetricpoäng

doi
urn-nbn
Totalt: 315 träffar
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf