Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Temperature-Aware SoC Test Scheduling Considering Inter-Chip Process Variation
Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system. Linköpings universitet, Tekniska högskolan.
Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system. Linköpings universitet, Tekniska högskolan.
Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system. Linköpings universitet, Tekniska högskolan.
Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system. Linköpings universitet, Tekniska högskolan.
2010 (engelsk)Inngår i: 19th IEEE Asian Test Symposium (ATS10), Shanghai, China, December 1-4, 2010., 2010Konferansepaper, Publicerat paper (Fagfellevurdert)
Abstract [en]

Systems on Chip implemented with deep submicron technologies suffer from two undesirable effects, high power density, thus high temperature, and high process variation, which must be addressed in the test process. This paper presents two temperature-aware scheduling approaches to maximize the test throughput in the presence of inter-chip process variation. The first approach, an off-line technique, improves the test throughput by extending the traditional scheduling method. The second approach, a hybrid one, improves further the test throughput with a chip classification scheme at test time based on the reading of a temperature sensor. Experimental results have demonstrated the efficiency of the proposed methods.

sted, utgiver, år, opplag, sider
2010.
HSV kategori
Identifikatorer
URN: urn:nbn:se:liu:diva-59629DOI: 10.1109/ATS.2010.74ISBN: 978-1-4244-8841-4 (tryckt)OAI: oai:DiVA.org:liu-59629DiVA: diva2:352780
Konferanse
19th IEEE Asian Test Symposium (ATS10), Shanghai, China, December 1-4, 2010.
Tilgjengelig fra: 2010-09-22 Laget: 2010-09-22 Sist oppdatert: 2017-02-14

Open Access i DiVA

Fulltekst mangler

Andre lenker

Forlagets fulltekst

Personposter BETA

Aghaee Ghaleshahi, NimaHe, ZhiyuanPeng, ZeboEles, Petru Ion

Søk i DiVA

Av forfatter/redaktør
Aghaee Ghaleshahi, NimaHe, ZhiyuanPeng, ZeboEles, Petru Ion
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric

doi
isbn
urn-nbn
Totalt: 278 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf