Digitala Vetenskapliga Arkivet

Ändra sökning
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Analysis of clock jitter effects in wideband sigma-delta modulators for RF-applications
KTH, Tidigare Institutioner, Elektroniksystemkonstruktion.
KTH, Tidigare Institutioner, Mikroelektronik och informationsteknik, IMIT.
KTH, Tidigare Institutioner, Elektroniksystemkonstruktion.
2004 (Engelska)Ingår i: Analog Integrated Circuits and Signal Processing, ISSN 0925-1030, E-ISSN 1573-1979, Vol. 41, nr 03-feb, s. 223-236Artikel i tidskrift (Refereegranskat) Published
Abstract [en]

This paper presents a theoretical overview and analysis of clock jitter in a switched capacitor (SC) Sigma-Delta (SigmaDelta) Analog-to-Digital Converter ( ADC). We start by defining three different types of jitter effects and proceed to analyze their impact, both mathematically and by simulations. The main jitter assumption throughout this analysis is that it is stochastic white Gaussian noise. Using this assumption, the SigmaDelta performance is characterized in terms of Signal-to-Jitter-Noise-Ratio (SJNR) for each jitter effect. Non-uniform sampling effects have, to some extent, been characterized in litterature ( S. R. Norsworthy, R. Schreier and G. C. Temes, Delta-Sigma Data Converters - Theory, Design and Simulation, IEEE Press, NewJersey, 1997). However, varying phase-length effects are also a main focus in this work since they can have a significant impact on the total ADC performance depending on settling accuracy and characteristic. Furthermore, because SC circuits usually operate on a two-phase clock, jitter may give rise to a secondary effect, phase overlap, which does not appear when dealing with a single-phase clock. This effect severely degrades the resolution of a SigmaDelta and therefore a thorough understanding of the interaction of jitter on the two phases is necessary.

Ort, förlag, år, upplaga, sidor
2004. Vol. 41, nr 03-feb, s. 223-236
Nyckelord [en]
clock jitter, wideband sigma-delta, delta-sigma, CMOS, RF-applications, switched-capacitor, jitter, sampling, sigma-delta
Nationell ämneskategori
Data- och informationsvetenskap
Identifikatorer
URN: urn:nbn:se:kth:diva-23728DOI: 10.1023/B:ALOG.0000041638.12447.7dISI: 000223914200012Scopus ID: 2-s2.0-4544383631OAI: oai:DiVA.org:kth-23728DiVA, id: diva2:342427
Anmärkning

QC 20100525 QC 20110923. 9th IEEE International Conference on Electronics, Circuits and Systems. DUBROVNIK, CROATIA. SEP 15-18, 2002

Tillgänglig från: 2010-08-10 Skapad: 2010-08-10 Senast uppdaterad: 2018-01-12Bibliografiskt granskad

Open Access i DiVA

Fulltext saknas i DiVA

Övriga länkar

Förlagets fulltextScopus

Sök vidare i DiVA

Av författaren/redaktören
Strak, AdamGothenberg, AndreasTenhunen, Hannu
Av organisationen
ElektroniksystemkonstruktionMikroelektronik och informationsteknik, IMIT
I samma tidskrift
Analog Integrated Circuits and Signal Processing
Data- och informationsvetenskap

Sök vidare utanför DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetricpoäng

doi
urn-nbn
Totalt: 54 träffar
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf