Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Predictable Implementation of Real-Time Applications on Multiprocessor Systems on Chip
Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system. Linköpings universitet, Tekniska högskolan.
Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system. Linköpings universitet, Tekniska högskolan.
Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system. Linköpings universitet, Tekniska högskolan.
Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system. Linköpings universitet, Tekniska högskolan.
2008 (engelsk)Inngår i: VLSI Design, 2008. VLSID 2008, IEEE Computer Society, 2008, 103-110 s.Konferansepaper, Publicerat paper (Fagfellevurdert)
Abstract [en]

Worst-case execution time (WCET) analysis and, in general, the predictability of real-time applications implemented on multiprocessor systems has been addressed only in very restrictive and particular contexts. One important aspect that makes the analysis difficult is the estimation of the system-s communication behavior. The traffic on the bus does not solely originate from data transfers due to data dependencies between tasks, but is also affected by memory transfers as result of cache misses. As opposed to the analysis performed for a single processor system, where the cache miss penalty is constant, in a multiprocessor system each cache miss has a variable penalty, depending on the bus contention. This affects the tasks- WCET which, however, is needed in order to perform system scheduling. At the same time, the WCET depends on the system schedule due to the bus interference. In this context, we propose, for the first time, an approach to worst-case execution time analysis and system scheduling for real-time applications implemented on multiprocessor SoC architectures.

sted, utgiver, år, opplag, sider
IEEE Computer Society, 2008. 103-110 s.
Serie
International Conference on VLSI Design. Proceedings, ISSN 1063-9667
Emneord [en]
embedded systems, worst-case execution time analysis, WCET, distributed systems, system-on-chip, SOC, scheduling
HSV kategori
Identifikatorer
URN: urn:nbn:se:liu:diva-39303DOI: 10.1109/VLSI.2008.33ISI: 000253939700024Lokal ID: 47838ISBN: 0-7695-3083-4 (tryckt)ISBN: 978-0-7695-3083-3 (tryckt)OAI: oai:DiVA.org:liu-39303DiVA: diva2:260152
Konferanse
21st International Conference on VLSI Design (VLSID 2008), 4-8 January 2008, Hyderabad, India
Tilgjengelig fra: 2009-10-10 Laget: 2009-10-10 Sist oppdatert: 2013-06-27

Open Access i DiVA

Fulltekst mangler

Andre lenker

Forlagets fulltekst

Søk i DiVA

Av forfatter/redaktør
Andrei, AlexandruEles, Petru IonPeng, ZeboRosén, Jakob
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar

Altmetric

Totalt: 172 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf