Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Simultaneous Communication and Processor Voltage Scaling for Dynamic and Leakage Energy Reduction in Time-Constrained Systems
Linköpings universitet, Tekniska högskolan. Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system.
IDA Linköpings Universitet.
Linköpings universitet, Tekniska högskolan. Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system.
Linköpings universitet, Tekniska högskolan. Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system.
Vise andre og tillknytning
2004 (engelsk)Inngår i: International Conference on Computer Aided Design ICCAD 2004,2004, San Jose, USA: IEEE Computer Society Press , 2004, 362- s.Konferansepaper, Publicerat paper (Fagfellevurdert)
Abstract [en]

In this paper, we propose a new technique for the combined voltage scaling of processors and communication links, taking into account dynamic as well as leakage power consumption. The voltage scaling technique achieves energy efficiency by simultaneously scaling the supply and body bias voltages in the case of processors and buses with repeaters, while energy efficiency on fat wires is achieved through dynamic voltage swing scaling. We also introduce a set of accurate communication models for the energy estimation of voltage scalable embedded systems. In particular, we demonstrate that voltage scaling of bus repeaters and dynamic adaption of the voltage swing on fat wires can significantly influence the system's energy consumption. Experimental results, conducted on numerous generated benchmarks and a real-life example, demonstrate that substantial energy savings can be achieved with the proposed techniques.

sted, utgiver, år, opplag, sider
San Jose, USA: IEEE Computer Society Press , 2004. 362- s.
Emneord [en]
low power, voltage scaling, body bias, scheduling
HSV kategori
Identifikatorer
URN: urn:nbn:se:liu:diva-23198DOI: 10.1109/ICCAD.2004.1382602Lokal ID: 2609ISBN: 0-7803-8702-3 (tryckt)OAI: oai:DiVA.org:liu-23198DiVA: diva2:243512
Konferanse
International Conference on Computer Aided Design ICCAD 2004
Tilgjengelig fra: 2009-10-07 Laget: 2009-10-07 Sist oppdatert: 2013-08-16

Open Access i DiVA

Fulltekst mangler

Andre lenker

Forlagets fullteksthttp://www.ida.liu.se/labs/eslab/publications/pap/db/ICCAD04.pdf

Personposter BETA

Andrei, AlexandruEles, Petru IonPeng, Zebo

Søk i DiVA

Av forfatter/redaktør
Andrei, AlexandruEles, Petru IonPeng, Zebo
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric

doi
isbn
urn-nbn
Totalt: 141 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf