Digitala Vetenskapliga Arkivet

Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A Practical Approach towards Validating HIL Simulation of a Safety-critical System
Bombardier Transportation, Sweden.
Mälardalen University, School of Innovation, Design and Engineering, Embedded Systems.ORCID iD: 0000-0001-8009-9052
2017 (English)In: The 28th International Symposium on Software Reliability Engineering (ISSRE) - IEEE ISSRE 2017, 2017, p. 40-43Conference paper, Published paper (Refereed)
Abstract [en]

In order to perform efficient testing of software intensive safety-critical products, organisations often utilise hardware-in-the-loop simulation of the system under test surrounding environment. This way, the system could be invoked and its behaviour could be observed in a controlled setting rather than in the field. However, what effect simulation quality might have on the effectiveness of the testing process still remains an open question. An answer to such a question is rather critical for organisations who are obliged to safety certify their products. In this paper, we are presenting an approach used by Bombardier Transportation to validate their hardware-in-the-loop simulation of a safety-critical system, by executing test cases both in the control setting (lab) and on the real product (train). The process is intended to be used when certifying the simulation which is a necessary step in order to certify the complete system. In addition, we are also presenting some observations from the pilot study and lessons learned.

Place, publisher, year, edition, pages
2017. p. 40-43
National Category
Computer Systems
Identifiers
URN: urn:nbn:se:mdh:diva-37066DOI: 10.1109/ISSREW.2017.22ISI: 000418465000012Scopus ID: 2-s2.0-85040615562ISBN: 978-1-5386-2387-9 (print)OAI: oai:DiVA.org:mdh-37066DiVA, id: diva2:1155237
Conference
The 28th International Symposium on Software Reliability Engineering (ISSRE) - IEEE ISSRE 2017, 23 Oct 2017, Toulouse, France
Projects
MegaMaRt2 - Megamodelling at Runtime (ECSEL/Vinnova)Available from: 2017-11-07 Created: 2017-11-07 Last updated: 2018-02-08Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Causevic, Adnan
By organisation
Embedded Systems
Computer Systems

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 95 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf