Digitala Vetenskapliga Arkivet

Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Study of Time-Interleaved SAR ADC andImplementation of Comparator for High DefinitionVideo ADC in 65nm CMOS Process
Linköpings universitet, Institutionen för systemteknik, Elektroniksystem.
2010 (engelsk)Independent thesis Advanced level (degree of Master (Two Years)), 20 poäng / 30 hpOppgave
Abstract [en]

The Analog to Digital Converter (ADC) is an inevitable part of video AnalogFront Ends (AFE) found in the electronic displays today. The need to integratemore functionality on a single chip (there by shrinking area), poses great designchallenges in terms of achieving low power and desired accuracy.The thesis initially focuses upon selection of suitable Analog to Digital Converter(ADC) architecture for a high definition video analog front end. SuccessiveApproximation Register (SAR) ADC is the selected architecture as it scales downwith technology, has very less analog part and has minimal power consumption.In second phase a mathematical model of a Time-Interleaved Successive ApproximationRegister (TI-SAR) ADC is developed which emulates the behavior ofSAR ADC in Matlab and the errors that are characteristic of the time interleavedstructure are modeled.In the third phase a behavioral model of TI-SAR ADC having 16 channels and12 bit resolution, is built using the top-down methodology in Cadence simulationtool. All the modules were modeled at behavioral level in Verilog-A. The functionalityof the model is verified by simulation using signal of 30 MHz and clockfrequency of 300 MHz, using a supply voltage of 1.2 V. The desired SNDR (Signalto Noise Distortion ratio) 74 dB is achieved.In the final phase two architectures of comparators are implemented in 65nmtechnology at schematic level. Simulation results show that SNDR of 71 dB isachievable with a minimal power consumption of 169.6 μWper comparator runningat 300 MHz.NyckelordKeywords

sted, utgiver, år, opplag, sider
2010. , s. 101
Emneord [en]
ADC, Comparator, Analog Front End
HSV kategori
Identifikatorer
URN: urn:nbn:se:liu:diva-63854ISRN: LiTH-ISY-EX--2010/4344--SEOAI: oai:DiVA.org:liu-63854DiVA, id: diva2:383331
Presentation
(engelsk)
Uppsök
Technology
Veileder
Examiner
Tilgjengelig fra: 2011-01-13 Laget: 2011-01-04 Sist oppdatert: 2011-01-13bibliografisk kontrollert

Open Access i DiVA

fulltekst(2522 kB)4230 nedlastinger
Filinformasjon
Fil FULLTEXT01.pdfFilstørrelse 2522 kBChecksum SHA-512
f7ce72833f4f3ff03d41faf332364cf99b770135a7df0933f8fdc96f185a1cece95b18af558ae561b8257c2114c0f3166ced4d7b7254d87c7d97870bd0cf2380
Type fulltextMimetype application/pdf

Søk i DiVA

Av forfatter/redaktør
Qazi, Sara
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar
Totalt: 4235 nedlastinger
Antall nedlastinger er summen av alle nedlastinger av alle fulltekster. Det kan for eksempel være tidligere versjoner som er ikke lenger tilgjengelige

urn-nbn

Altmetric

urn-nbn
Totalt: 1815 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf