Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Test methods for crosstalk-induced delay and glitch faults in network-on-chip interconnects implementing asynchronous communication protocols
Jonkoping Univ, Dept Elect Engn and Comp Sci, Sch Engn, Jonkoping, Sweden.
Jonkoping Univ, Dept Elect Engn and Comp Sci, Sch Engn, Jonkoping, Sweden.
Tallinn Univ Technol, Dept Comp Engn, Tallinn, Estonia.
Tallinn Univ Technol, Dept Comp Engn, Tallinn, Estonia.
Show others and affiliations
2008 (English)In: IET COMPUTERS AND DIGITAL TECHNIQUES, ISSN 1751-8601, Vol. 2, no 6, 445-460 p.Article in journal (Refereed) Published
Abstract [en]

Variations in crosstalk is an added source of delay and glitch faults in System on Chips built with deep sub-micron technology, especially in chips using wide and long buses. Many of these faults, in such sub-micron chips, may only appear when the chip works at normal operating speed. These crosstalk-induced faults are more serious in systems built with Globally Asynchronous Locally Synchronous principles. The authors propose efficient methods for at-speed testing of such faults in asynchronous links connecting, for example, two switches/routers of an network-on-chip communication infrastructure. The proposed delay test method has the property that all faulty chips are identified but some good chips may also be characterised as faulty with a small probability. The authors give an analytical analysis regarding this probability as a function of probability of delay fault and number of applied test instances. A simple and pure digital BIST hardware is also proposed, which is represented at Register Transfer level to implement the delay test method. A method is also proposed for detecting glitches on control lines in a handshaking-based communication link; thereafter it is shown how the method can be extended for detecting glitch faults on data lines. The proposed test methods for detecting delays and glitches provide a complete scheme for detection of crosstalk-induced faults in links in an on-chip communication infrastructure using asynchronous handshaking communication protocols.

Place, publisher, year, edition, pages
2008. Vol. 2, no 6, 445-460 p.
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:liu:diva-53471DOI: 10.1049/iet-cdt:20070048OAI: oai:DiVA.org:liu-53471DiVA: diva2:290043
Available from: 2010-01-25 Created: 2010-01-25 Last updated: 2010-01-25

Open Access in DiVA

No full text

Other links

Publisher's full text

Search in DiVA

By author/editor
Peng, Zebo
By organisation
ESLAB - Embedded Systems LaboratoryThe Institute of Technology
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 148 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf