A Low Noise RC-based Phase Interpolator in 16-nm CMOS

Anders Jakobsson, Adriana Serban and Shaofang Gong

The self-archived postprint version of this journal article is available at Linköping University Institutional Repository (DiVA):
http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-147285

N.B.: When citing this work, cite the original publication.
https://doi.org/10.1109/TCSII.2018.2823902

Original publication available at:
https://doi.org/10.1109/TCSII.2018.2823902
Copyright: Institute of Electrical and Electronics Engineers (IEEE)
http://www.ieee.org/index.html
©2018 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
A Low Noise RC-based Phase Interpolator in 16-nm CMOS

Anders Jakobsson, Adriana Serban, and Shaofang Gong, member, IEEE

Abstract—This paper describes a passive analog phase interpolator, utilizing a switched RC-network. The proposed circuit eliminates the current sources in a phase interpolator based on constant-slope charging. By eliminating the current source, the noise is significantly reduced due to the reduction in thermal and flicker noise. The phase interpolator has a resolution of 6 bits and is implemented in a 16-nm CMOS process. The maximum differential non-linearity is measured to be 0.1 LSBs at a 192 ps input time delta. The circuit draws 0.2 mW from a 0.8 V supply, and occupies 0.004 mm².

Index Terms—Phase interpolator, PLL, low noise, high linearity

I. INTRODUCTION

PHASE INTERPOLATORS (PIs) are used to generate a controllable phase shift, based on the phase relation of two input clocks. They are used in a variety of applications, e.g., clock- and data recovery (CDR) circuits [1], [2], for phase acquisition in phase-locked loops (PLL) [3], [4], phase ramp generator in sub-sampling PLLs [5]. A PI can potentially replace a digital-to-time converter (DTC) in many applications to generate a time delay. Several PI topologies have been proposed; Delay line based [6], [7], trigonometric [2], [8], [9], current-weighting [1], [3], [4], [10], [11], charge-steering [12] and constant-slope charging [5], [13].

The sub-sampling PLL presented in [5] and shown in Fig. 1, uses a DTC in the reference path and a PI in the feedback path to align the phase of the voltage-controlled oscillator (VCO) with the phase of the reference clock, thereby enabling fractional-N operation. The PI interpolates one VCO cycle per reference period, as illustrated in Fig. 1. The 5-bit PI consists of a cascaded chain of 1-bit PI-unit cells based on constant-slope charging. By dividing the VCO phase by 32, the DTC needs to cover a much smaller range. A wave-shaper (WS) returns the square wave output of the PI to a form suitable for the sub-sampling phase detector (SSPD). The PI-units use current sources to charge a capacitor, injecting noise into the PLL loop. The noise transfer function of the PI noise is given by

\[ H_{PI}(s) = \frac{-L(s)}{1 + L(s)} \]  

(1)

where \( L(s) \) is the forward transfer function of the PLL. The noise of the current source is inversely proportional to its output current [5]. Using current sources also leaves little headroom at lower supply voltages. In this paper, we propose an RC-based phase interpolator using passive components and switches. The proposed circuit uses fewer components, thereby easing component matching, and shows superior noise performance and linearity. The prior art is further described in Section II, the proposed circuit is introduced in Section III, simulation results are shown in Section IV and measurement results are shown in Section V.

A. Jakobsson is with Huawei Technologies Sweden AB, Kista 164 94, Sweden (e-mail: anders.jakobsson@huawei.com).
A. Serban and S. Gong are with the University of Linköping, Department of Technology and Science, Norrköping 601 74, Sweden (e-mail: adriana.serban@liu.se, shaofang.gong@liu.se).

Manuscript received November 28, 2017.
and the interpolation delay through unit B is

\[ t_{DLY,1} = \Delta t + C \cdot \frac{V_{TH} - v(t_2)}{2} \cdot I_B \]

\[ = t_{DLY,P} + \Delta t \]

(4)

The phase difference between \( \Phi_{OUT1} \) and \( \Phi_{OUT2} \), and between \( \Phi_{OUT2} \) and \( \Phi_{OUT3} \), is therefore half that of the input phase difference. To generate a multi-bit PI, several stages are cascaded as shown in Fig. 4. Linearity is determined by the component matching between the current sources and capacitors of the three units of each stage, as well as the matching of the threshold voltages of the following stage. Simulation results show that the main noise contributor of the circuit in Figs. 2-3 is flicker noise of the current source, as shown in Fig. 10. However, flicker noise is not elaborated on in [5]. In the following section, we present a way to reduce the component count and replace the current sources with passive devices. We will also show through simulation results and measurements that this leads to lower noise and better linearity.

III. RC-BASED PHASE INTERPOLATION

The proposed phase interpolator unit is shown in Fig. 5. The key concept of the proposed interpolator is that a logarithmic charging slope works just as well as linear one with regard to linearity. The easiest way to implement a logarithmic slope is to replace the current sources with passive devices. We will also replace the current sources with passive devices. We will also present a way to reduce the component count and replace the current sources with passive devices. We will also show through simulation results and measurements that this leads to lower noise and better linearity.

Fig. 3. Simplified schematic of PI-stage based on three PI-units. Unit B interpolates the phase difference of the inputs.

Fig. 4. A cascade of several 1-bit stages form a multi-bit PI.

Fig. 5. Proposed phase interpolator unit in (a) pass-through mode and (b) interpolating mode.

Fig. 6. Capacitor voltage during (a) pass-through mode and (b) interpolating mode.

or falling edge, as shown in Fig. 7a and Fig. 7b respectively. The drawback to using the double-edge interpolator is that the loading on the clock input is doubled, and the switch control logic is more complicated.

For the pass-through mode, the capacitor charging waveform is shown in Fig. 6a, and given by

\[ v_P(t) = \begin{cases} 
0, & t \leq t_1 \\
V_{DD} \cdot \left(1 - e^{-\frac{t - t_1}{RC}}\right), & t > t_1 
\end{cases} \]

(5)

where \( V_{DD} \) is the supply voltage. Setting \( v_P(t) = V_{TH} \) and solving for \( t > t_1 \), gives the pass-through delay

\[ t_{DLY,P} = -RC \cdot \ln \left(1 - \frac{V_{TH}}{V_{DD}}\right) \]

(6)

For the interpolating mode, the capacitor charging waveform is shown in Fig. 6b. For \( t_1 \leq t \leq t_2 \) the capacitor is first charged through one resistor, and for \( t > t_2 \) through both. The voltage over the capacitor is given by

\[ v_I(t) = \begin{cases} 
0, & t \leq t_1 \\
V_{DD} \cdot \left(1 - e^{-\frac{t - t_1}{RC}}\right), & t_1 \leq t \leq t_2 \\
v_I(t_2) + \Delta V \left(1 - e^{-\frac{t - t_2}{RC}}\right), & t > t_2 
\end{cases} \]

(7)

where \( \Delta V = V_{DD} - v_I(t_2) \). Expanding (7) for the case \( t > t_2 \) gives

\[ v_I(t) = V_{DD} \cdot \left(1 - e^{-\frac{t - t_2}{RC}}\right) \]

(8)

This is equivalent to charging the capacitor through both resistors from \( t = t_1 + \frac{\Delta t}{2} \), as shown by the dashed line in Fig. 6b. We can
Equation 9 shows that the input phase difference has been interpolated by a factor of two.

The principle can be generalized to an m-bit unit as shown in Fig. 8. $N = 2^m$ resistors and switches are connected in parallel. The PMOS switches $S_{R,0} - S_{R,N−1}$ are controlled by $\phi_{IN1}$ or $\phi_{IN2}$ through input switches $S_{I,0} - S_{I,N−1}$. For a given interpolation factor $k$, $N−k$ PMOS switches are controlled by $\phi_{IN1}$ and $k$ PMOS switches are controlled by $\phi_{IN2}$. Similar to (7), the capacitor voltage can be expressed as

$$v_1(t) = \begin{cases} 0, & t \leq t_1 \\ V_{DD} \cdot \left(1 - e^{-\frac{(N-k)(t-t_1)}{N \cdot R \cdot C}}\right), & t_1 \leq t \leq t_2 \\ v_1(t_2) + \Delta V \left(1 - e^{-\frac{t-t_2}{N \cdot R \cdot C}}\right), & t > t_2 \end{cases}$$  \hspace{1cm} (10)$$

And expanding (10) for the case $t > t_2$ gives

$$v_1(t) = V_{DD} \cdot \left(1 - e^{-\frac{t-t_1-k \cdot \Delta t}{N \cdot R \cdot C}}\right)$$  \hspace{1cm} (11)$$

The delay is linearly dependent on $k$ as given by

$$t_{DL,Y,1} = t_{DL,Y,p} + \frac{k}{N} \Delta t$$  \hspace{1cm} (12)$$

The input phase difference can in this way be interpolated with a step size of $\Delta t/N$. The upper limit on $N$ is given by practical layout considerations. The RC-constant, $\tau = \frac{RC}{V_{DD}}$, is chosen to ensure that $v_1(t_2) < V_{TH}$.

If even finer delay steps are required, several stages can be cascaded, as shown in Fig. 9. Since the PI-unit is inverting, every other PI-unit is turned “upside-down”. Because the inter-stage switch was moved into the unit, each unit can connect to both inputs, and thus be configured for either pass-through or interpolation. Therefore, only two units are needed per stage, as compared to three for the design in [5]. This further increases component matching and thereby linearity of the interpolator.

Replacing the current sources in Fig. 2 with resistors has the advantage of removing the current source flicker noise contribution. Fig. 10 compares simulated noise voltage over the capacitor for a PI-unit based on current sources (solid line) and resistors (dashed line). For a fair comparison, the two units have the same average charging current and are of similar physical size. Additionally, the thermal voltage noise power spectral density is given by [14]

$$\overline{\frac{v_n^2}{f}} = 4kT \gamma g_{mB} \cdot \frac{2}{e^2} \approx 4kT \gamma \frac{2}{V_{eff}I_{B}}$$  \hspace{1cm} (13)$$

which, for the same average charge current $I_B$, is typically one to two orders of magnitude smaller than the $4kT \gamma R$ noise of the RC-based PI.

IV. TEST CIRCUIT

A. PI CORE

The multi-bit PI-unit in Fig. 8 was designed in a 16-nm FinFET process with $R = 100 \ \Omega$, $C = 3.8 \ \text{pF}$ and $N = 64$, giving a resolution of 6 bits. Metal-oxide-metal capacitors, metal gate thin film resistors and minimum size transistors were used. The unit was designed for an input $\Delta t$ of 192 ps, giving a step size of 192 ps/64 = 3 ps. Fig. 11 shows simulated differential non-linearity (DNL) and integral non-linearity (INL) from 64 Monte-Carlo simulations (solid) and for process corners (dashed) on the schematic. Simulation results

---

**Fig. 7.** Circuit for interpolating (a) the rising edge and (b) falling edge.

**Fig. 8.** Unary-coded, multi-bit PI-unit.

**Fig. 9.** Cascade of multiple stages, each consisting of two units.

**Fig. 10.** Simulated capacitor noise voltage for a PI-unit based on current source (solid line) and resistors (dashed line).
for SS, SF, FS, and FF process corners are also shown. The DNL is within ±0.01 LSBs, equivalent to about ±30 fs. Maximum INL is 0.05 LSBs. Simulated power consumption of the PI core is 0.2 mW at an 81MHz operating frequency.

B. Test stimuli
To measure delay differences in the order of tens of femtoseconds, the phase modulation method is used [15]. The delay control word is periodically changed between \(d_0\) and \(d_0 + d_S\) with a frequency \(f_{MOD}\), resulting in phase-modulation side-bands at the output of the circuit. The side-band power can be measured using a spectrum analyzer, and the delay difference can be calculated from the side-band power as

\[
\tau = t_{MOD} \cdot 10^{\frac{P_{SPUR}}{20}} \tag{14}
\]

where \(t_{MOD}\) is the modulation frequency, and \(P_{SPUR}\) is the side-band power in dBc.

The test circuit consists of the PI core, input- and output buffers and a circuit to generate the phase modulation stimulus, as shown in Fig. 12. This circuit mimics the typical use case in a sub-sampling PLL [5], where the PI would output one interpolated edge every reference clock period. The input signals are \(clk_{REF}\), \(dly_{IN}\) and \(dly_{STEP}\). The period of \(clk_{IN}\) is equal to \(\Delta t\). The reference clock period is \(64 \times \Delta t\). The test circuit outputs \(reset, \Phi_{IN1}, \Phi_{IN2}\) and the modulated delay control word \(dly_{MOD}\) to the 6-bit PI-unit core. Fig. 13 shows the timing diagram of the stimulus signals. The implemented PI-unit is only designed to interpolate the falling edge of the input. The output is therefore divided by two, so that only the falling edges of the output are considered. The output is further buffered and matched to 50 Ω. Simulated power consumption of the Input buffer, Stimulus block and Output buffer are 0.56, 0.25 and 1.6 mW, respectively.

V. MEASUREMENT RESULTS
Fig. 15 shows the measured DNL and INL of 4 samples of the test circuit (solid lines), together with simulated linearity of a parasitic aware extracted view (dashed line). The DNL is within ±0.1 LSBs, equivalent to about ±300 fs. Maximum INL is ±0.25 LSBs. The measured linearity shows a good match with simulated linearity. The INL is an order of magnitude higher than the values predicted by schematic simulations. The higher INL was later confirmed to be the result of sub-optimal supply routing. Fig. 15 also shows simulated results for a post facto redesigned layout (dotted lines). This is an indication of the maximum performance obtainable with a carefully conducted layout design, but the measurement of the redesigned PI layout remains a topic for future work. INL is also lower than the simulated results, which is an indication of the maximum performance obtainable with a carefully conducted layout design.
stable across input $\Delta t$, as shown in Fig. 16. For larger $\Delta t$, $v_i(t)$ in (10) starts to increase above $V_{TH}$. For $\Delta t < 120$ ps, the input clock buffer stops working. Fig. 17 shows the phase noise measured at the circuit output. A Keysight E8663D RF signal generator was used as a 5.2 GHz clock source during this measurement. The measured phase noise of this source is also shown in Fig. 17. The phase noise is reduced by $20\log_{10}(128)$ due to the test circuit's total division ratio of 128. Finally, the simulated phase noise of the test circuit plus measured clock source noise is also plotted in Fig. 17 for comparison. A performance summary and comparison of key parameters with state-of-the-art phase interpolators of different topologies is found in Table I. The operating frequency (how often the PI generates an output) greatly affects power consumption. For a fair comparison, power consumption normalized to 1 MHz is also shown. The proposed phase interpolator shows the lowest measured DNL and power consumption.

VI. CONCLUSION

A phase interpolator based on the constant-slope charging topology was introduced, where traditionally used current sources are replaced by resistors. As current sources are an important source of flicker and thermal noise, the new proposed topology greatly reduces the noise of the interpolator, as demonstrated through simulations in this paper. Moreover, the proposed interpolator has improved linearity and lower power consumption as compared to previous reported phase interpolators. The implemented circuit has a 6-bit resolution, with a measured differential non-linearity of 0.1 LSBs. The area is 0.004 mm² and the power consumption is 0.2 mW.

REFERENCES


